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A COMPLEMENTARY MOS PROCESS 
Murzban D. Jhabvala 
Goddard Space Flight Center 
INTRODUCTION 
This document presents the process used at the Goddard Space Flight Center (GSFC) to 
manufacture complementary metal oxide semiconductor (CMOS) integrated circuits. The 
processing steps, chemicals, and equipment used will be discussed as applied to the fabrica- 
tion of the basic CMOS transistor pair. Electrical characterization, thermal burn-in data, 
and preliminary radiation hardness measurements are also included. In addition, process 
modifications found to improve radiation hardness of metal oxide semiconductor (MOS) 
integrated circuits will be mentioned. 
The Microelectronics Development Section of GSFC has been providing flight quality 
p-channel MOS (PMOS) circuits for space applications since 1965. All design, processing, 
flight and nonflight testing, and packaging are performed in-house. The actual masks (work- 
ing plates) are made under contract at Westinghouse Electric Corporation, Advanced Tech- 
nology Labs (ATL), Baltimore, Maryland. Radiation measurements are performed with the 
Cobalt 60 (Co 60) source at the GSFC radiation facility. 
AN OVERVIEW OF CMOS INTEGRATED CIRCUIT FABRICATION 
The circuits produced at GSFC are designed to meet unique requirements which cannot be 
met with commercially available integrated circuits (IC) or which require an inordinate num- 
ber of commercial parts to do so. 
The advantages and disadvantages of CMOS are well documented (Reference 1). The CMOS 
inverter consists of an n-channel and a p-channel MOS transistor interconnected as shown 
in figure 1. 
No resistors are used in the CMOS except for input protection. When properly operated, 
ground potential at the input will turn the p-channel transistor on, the n-channel transistor 
off, and direct the output to V, n . Similarly, a voltage equal to V, u at the input will turn 
the n-channel transistor on, the p-channel transistor off, and change the output to ground 
potential. For any particular logic input level, only one transistor is on. The other transistor 
is off and a negligible amount of current flows. This leads to extremely low static power 
dissipation; however, as the inverter switches, a pulse of current will flow. This occurs 
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Figure 1. CMOS inverter circuit. 
because both transistors are in a conductive state for an instant when the switching occurs. 
As the frequency of operation increases, the dynamic power dissipation due to these current 
pulses increases and becomes prohibitively high in the low megahertz range. 
The threshold voltage of each transistor is an important parameter in the switching character- 
istic and must be accurately controlled. Another important parameter is the leakage current, 
the current that flows when the inverter is in a static state. It must be minimized to ensure 
low power dissipation, Generally, the leakage current is in the low nanoampere range per 
inverter. As the chip complexity increases, so does the leakage current. 
CMOS IC DESIGN 
The CMOS family of circuits used at GSFC are primarily fabricated using a standard fixed- 
gate array similar to the Radio Corporation of America (RCA) concept. This design con- 
sists of alternating arrays of n-channel transistors, p-channel transistors, and feed-through 
tunnels. The transistor channel lengths are 7.62 X 10m3 mm (0.3 mils) and the total chip 
size is 4.77 mm (188 mils) by 4.80 mm (189 mils). The first step in developing an integrated 
circuit is to determine what transistor configuration is required to perform the necessary 
electrical function. Once this has been done, the circuit is normally converted into the 
proper masking sequence. However, in the fixed-gate array configuration, the transistors 
and tunnels are already arranged in a specific pattern. Consequently, the mask designer 
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need only define the metal interconnect pattern conforming to the transistor circuit con- 
figuration. This phase consists of superimposing the metal interconnect pattern on a mylar 
sheet having the exact gate configuration of the fixed-gate array chip. Once the pattern’s 
accuracy has been verified, the mask is coded on computer cards. The coding defines the 
shape and length of every segment which will appear on the final mask. This coding is then 
converted to a magnetic tape compatible with the mask generating system at Westinghouse, 
where the working plates are made. 
, 
There are some important benefits of the fixed-gate array concept that should be noted. The 
basic array consists of a proven configuration that need not be reproduced for each circuit. 
This particular feature of the fixed-gate array saves substantial design time, circumvents need- 
less troubleshooting and mask regeneration, and offers a rapid turnaround time from design 
to IC. In addition, if the circuit performs incorrectly, the errors are confined to the metal- 
lization mask since it is the only design variable. 
Many of the CMOS circuits are designed around the fixed-gate array, but this ddes not in any 
way preclude conventional (all masks) methods for CMOS design and fabrication. A micro- 
photograph of the premetal deposition fixed-gate array is shown in figure 2. The p-channel 
transistors are larger than the n-channel transistors to compensate for the difference between 
the electron and hole mobilities. Two examples of circuits developed in the array fashion 
are shown in figure 3. An octal inverter fabricated in the conventional manner is also shown 
to illustrate the difference in design techniques. 
CMOS PROCESSING 
An advantage of the fixed-gate array is that wafers can be processed up to and including the 
metal deposition. At this point the wafers can be stored until a certain circuit is desired and 
only then is the correct metallization pattern defined. This allows stockpiling of processed 
wafers and ensures rapid turnaround time from design to finished product. The processing 
steps, presented in the following section, are the same whether a fixed-gate array wafer or 
some other CMOS circuit is fabricated. Once the wafers are completed, electrical evaluation 
is performed on individual n- and p-channel transistors. 
Electrical Testing 
Table 1 defines the specifications for the individual transistor parameters. Five areas of the 
wafer (the center and four extremities) are probed. Both the n- and p-channel parameters 
must be within specification in at least three areas for the wafer to be acceptable. Figure 4 
shows the electrical configuration used to check each parameter.. Once a wafer is accepted, 
dynamic testing is performed to ensure that the circuit is functioning correctly. A mini- 
computer is programmed to simulate input pulses and sense the outputs of the chip. The 
operation of the circuit is automatically checked and the bad chips are inked. The wafers 
are now ready to be diced and packaged. 
3 
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Figure 2a. Premetal deposition, fixed-gate array, 30x. 
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Figure 2b. Premetal deposition, fixed-gate array, 60x (enlarged portion of 2a). 
Figure 3a. Examples of CMOS circuits, type 627-CMOS nine-bit synchronous counter, 30x. 
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Figure 3b. Examples of CMOS circuits, type 638-CMOS tri-state driver, 30x. 
7 
Figure 3c. Examples of CMOS circuits, type 631-CMOS conventional octal inverter, 30x. 
8 
Table 1 
Individual Transistor Parameters 
V TP 
I Dss 
%5-s 
BVp+N- 
BVox 
4. 
V TN 
I DSS 
BV DSS 
BV,+,- 
BVox 
IL 
PCharmel Transistor 
Figure 4* Minimum Maximum Typical Units 
A -0.9 -2.2 -1.5 V 
B 2.0 No limit 3 mA 
C 25 No limit 25 V 
D 25 No limit 60 V 
E 60 No limit 120 V 
F - 50 5 nA 
N-Channel Transistor 
Figure 4** Minimum Maximum Typical Units 
A 0.8 2.1 1.5 V 
B 3.0 No limit 7 mA 
C 25 No limit 32 V 
D 25 No limit 32 V 
E 60 No limit 120 V 
F 50 5 nA 
*The letters shown in this column refer to the corresponding circuits shown in 
figure 4. 
**Similar configurations are used to measure the n-channel transistor parameters, but 
the voltage polarities are reversed where necessary. 
Packaging 
Once the bad chips have been inked, the wafer is scribed and the die are separated. The bad 
chips are discarded and the good chips are thoroughly cleaned with Freon 12. The good 
chips are carefully inspected under 200x magnification for topographical defects. Circuits 
for flight use must conform to MIL-STD-883. The chips are then eutecticly die-attached in 
either TO cans or flatpacks ranging from lo- to 40-lead capability. For the CMOS fixed-gate 
array, a 34-lead flatpack is used. The connections from the chip bonding pad to the package 
9 
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Figure 4. Testing configurations (see table 1). 
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are made either ultrasonically with aluminum wire or ball-bonded with gold wire. At this 
point, the chips are optically inspected by Quality Control in accordance with MIL-STD- 
883. After this phase is completed, wire-pull testing is performed on a test package, again 
in accordance with MIL-STD-883. The packages are hermetically sealed in dry nitrogen. 
Finally, helium fine-leak testing is done to ensure that the package is hermetically sealed. 
Functional Retesting and Thermal Burn-l n 
Once the chips are packaged they are functionally rechecked by computer to verify proper 
circuit operation. 
From each run twelve n-channel and twelve p-channel transistors are bonded in TO-5 cans. 
The turn-on, or threshold, voltage is checked on each device and recorded. The transistors 
are then subjected to temperature bias stressing. The procedure is to bias half of each type 
of transistor with +15 V between gate and substrate and the other half with -15 V. The 
transistors are heated to 125” C for a minimum of 100 hours. The devices are cooled and 
the threshold voltage is again measured. The difference between the pre- and post-bum-in 
threshold voltage is a direct measure of ionic impurity content in the gate oxide which may 
cause device instabilities. Figures 5 and 6 present data from six runs (randomly chosen) 
illustrating the threshold voltage shifts for n- and p-channel transistors. Excellent thermal 
stability has been accomplished primarily through the use of phosphyoxychloride (POCI 3 ) 
on the gate oxide. The actual CMOS integrated circuits are similarly burned-in, but only 
operational checks are made. 
Radiation Testing 
The sensitivity of PMOS and CMOS circuits to gamma radiation is currently being studied. 
Different processing techniques (Reference 2) have a profound effect on the radiation hard- 
ness of MOS devices. Studies are now being performed concerning the effects of several 
crucial processing steps. These include ion implantation, gate POCl,, gate regrowth tempera- 
ture and thickness, anneal temperature and time, metal deposition process, and metal alloy 
temperature and time. The results of this study will be presented elsewhere. However, as a 
start, some CMOS invtrters have been made with some radiation hard processing modifications. 
These modifications of the process presented in the next section are: 
0 Use of boron nitride (pdopant source) wafers instead of the p-well implant, 
avoiding a later n-channel transistor implant for increasing the V, to enhance- 
ment mode operation. 
0 The gate oxide was grown at 1000” C in oxygen for 2 hours giving about 
9.5 X 1 Om8 m (950 A). Annealing was performed at 850” C with nitrogen for 
1 hour. 
0 No gate POC 1,. 
0 No ion implant for threshold voltage adjustment. 
11 
Figure 5. Data from six randomly chosen runs illustrating 
threshold voltage shifts for n-channel transistors. 
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AV,, VOLTS 
Figure 6. Data from six randomly chosen runs illustrating 
threshold voltage shifts for p-channel transistors. 
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The modifications listed previously were tested against the standard CMOS process. The 
threshold voltages were monitored as a function of the radiation dosage in rads. The radia- 
tion source was Cobalt 60 and the dose rate was 20 k rads/hr. A summary of radiation effects 
on threshold voltage is given in table 2. Since the main concern is the shift in threshold volt- 
age as a function of the total radiation dose, only AV, values are presented. Eight devices 
8 were sampled in each category of table 2, all with initial threshold voltages between 1 and 
2.5 V. The increase in hardness is readily apparent. At 250,000 rads, the p-channel devices 
of the hardened process shifted about as much as the standard device had shifted at 15,000 
rads, indicating a substantial increase in hardness. In our process the n-channel transistors 
are not affected as severely by gamma radiation as the p-channel transistors. However, at 
250,000 rads, a shift of about 1 V occurs. 
Threshold Voltage Shift 
Due to Radiation 
(in volts) 
Standard Modified 
Process Process 
15 k rads 25 k rads 25 k rads 250 k rads 
a;;;,, 1.6 2.4 0.45 1.6 
oAvTP oAvTP 0.11 0.23 0.08 0.23 
AL AL 0.15 0.15 0.09 1.1 
I oAvTN I 
0.13 
0.13 I 
0.13 
0.13 I 
0.08 
0.08 I 0.27 0.27 I  oAvTN 
Table 2 
Summary of Co 60 Radiation Effects on the 
Standard and Modified CMOS Processes 
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An attempt is being made to increase the hardness of these devices with a minimal amount 
of process variation. The preceding example indicates what can readily be achieved with a 
few process variations.. Further investigation will likely reveal steps which can be easily 
eliminated, yet increase hardness considerably. 
THE CMOS PROCESS 
This section describes the step-by-step procedure used at GSFC to manufacture CMOS inte- 
grated circuits. 
The starting material is n-type silicon. The crystal orientation is <l , 0, 0> and the substrate 
is uniformly doped with phosphorus to a concentration of about 9 X 1014 ions/cm3 (a resis- 
tivity of 5 to 10 ohm-cm). The first step is to clean the wafers in boiling deionized water. The 
wafers are then subjected to a temperature of 1200” C in an oxygen atmosphere. The oxygen 
reacts with the silicon and 5.5 X lo-’ m (5500 A) of silicon oxide (SiO,) is grown (figure 7). 
This reaction can be accelerated by passing the gas through heated water (H,O). 
15 min 
75 min 
45 min 
.Procedu res 
Field Oxide 
1. Initial Cleaning 
a. Boiling Deionized Water (DIW) 
b. Nitrogen Blow Dry (Nz dry) 
2. Oxidation 5.5 X lo-‘m (5500 A) 
a. 1000°C Oxygen through DIW (97’ C) (02* H,O) 
b. 1000°C N, 
5,500A SILICON DIOXIDE ( SiO2) 
t 
N- SILICON WAFER 
Figure 7. Silicon wafer after initial oxidation. 
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Once the.SiO, is grown,, the wafers are coated with liquid photoresist and spun at 6000 r-pm. 
This ensures a uniform layer 6 X 10-‘.m (6000 A) thick. This photoresist is sensitive to 
ultraviolet (UV) light. When exposed the resist polymerizes and when developed it becomes 
hardened. In this state the photoresist is resistant to many chemicals; however, if the photo- 
resist is not exposed, it can be easily rinsed off. Once the silicon wafers are coated, a glass 
mask consisting of clear and blackened regions is placed against the wafer surface. Both 
wafer and plate are exposed to ultraviolet (UV) light for 3 seconds and the image oh the 
plate (the p- regions) is then photographed onto the resist (figure 8). The photoresist in the. 
p- regions is removed, exposing the SiOZ underneath. The wafer is placed in a buffered- hydro- 
fluoric acid solution which dissolves the SiO,, but does not react with the hardened resist. 
Once the SiO, is removed and the bare silicon surface reached, the vertical reaction stops and 
proceeds only laterally, an undesirable effect. Consequently,- it is important to know exactly 
when to remove the wafers from the etch to minimize this undercutting. Finally, the hardened 
photoresist is stripped in hot chromic acid and the wafer appears as in figure 9. 
P- Well Mask 
1. Apply negative photoresist, 6 X lo-’ m (6000 A) thick, 
spin @ 6 K rpm 
2. Bake on a 70” C hot plate 
3. Expose P- mask (UV light) 
4. Develop, rinse, and dry 
Figure 8. Wafer with the p- regions defined by the photoresist. 
16 
30 s 
15 min 
5. Post bake on a 120°C hot plate 30 min 
6. Etch until oxide is removed in buffered hydrofluoric acid solution 
7. Cold DIW rinse 
. 
N- 
Figure 9. Wafer after SiO, removal in buffered hydrofluoric acid and 
photoresist removal in chromic acid. 
8. Remove photoresist in warm chromic acid 10 min 
(H,SO, l CrO,) 
9. Boiling DIW 15 min 
Once the p- regions are defined, the impurity dopant must be introduced. For the low con- 
centration p- well, the technique of ion implantation is the most reproducible and controllable 
means of introducing the dopant. Boron ions are accelerated to an energy of 50 keV. The 
ion current is integrated and the number of ions reaching the wafer is accurately monitored. 
The dose used in the CMOS process is 1.13 X 1 Oi3 ions/cm2 (figure IO). When this dose is 
diffused to a depth of 1 X IO5 m (10 p), the number of ions/cm3 will be about 1 O16. This 
dose is sufficiently large to counter-dope the n-type silicon, yet low enough to ensure high 
breakdown voltages between the n” p-junctions. After implantation the ions are diffused 
into the silicon by means of a high temperature drive-in (figure 11). 
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P- Redeposition and Drive-In 
1. Ion Implant iiB+ @ 52 keV total dose of 1.13 X 1 Oi3 /cm2 
2. Warm chromic acid 
12 keV BORON IONS 
10min 
L P PRE-DEPOSITION - 
Figure 10. P- deposition by implantation of boron ions. 
3. Boiling DIW ’ ’ 15 min 
4. a. 1000°C Oxygen thru Hz0 (97°C) (0, l 40) 70 min 
b. 1200°C N, 16lUS 
C. 1000°C 0, thru $0 (97°C) 1 hr, 50 min 
Figure 11. The pdopant is driven in and the wafer is oxidized. 
‘ 
The next step (figures 12 and 13) is to define the p+ regions corresponding to the source 
and drain of the p-channel transistors. The process of: (1) coating with photoresist; (2) mask 
alignment and exposure; (3) SiO, etching; and finally, (4) photoresist removal is repeated. 
18 
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Since the source and drain are high concentration impurity regions, an alternate source of 
doping is used. Nitrogen gas is bubbled through boron tribromide (BBr,) and routed into 
the furnace tube. A much higher dopant concentration is achieved in this manner (figure 14). 
The silicon wafers are placed in the middle of the tube. As the gas travels to the wafers, 
ionized boron is uniformly deposited.. At this point the p+ guard bands around the p- regions 
(not shown) are created. The guard bands prevent leakage paths from one n-channel trans- 
istor to another. These paths arise from the low field threshold voltage associated with the 
< 100> wafers. 
P’ Mask 
1. Apply photoresist, 6 X 1Oa m (6000 A) thick 
2. Bake on a 70°C hot plate 15 min 
3. Expose p+ mask (UV light) 
4. Develop, rinse, N, dry 
5. Measure channel length, 7.62 X 10” m k7.62 X lo-’ m (0.3 mil kO.03 mil) 
6. Post bake on a 120°C hot plate 30 min 
Figure 12. Photoresist deposition and the subsequent p+ region definition. 
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7. Etch until oxide removed 
8. Chromic acid 
10 min 
9. Boiling DJW 
15 min 
Figure 13. The oxide is etched and the photoresist is removed. 
P’ Predeposition 
1. Pre-dope 980°C furnace tube with 0, and N, bubbled through BBr, source 
5min 
2. Turn off BBr,, leave N, and 0, on 
5 min 
3. Wafers placed in the tube for warm-up 
5 min 
4. BBr, turned on 
2 min 
5. BBr, off 
5 min 
6. Pull wafers 
Figure 14. The p+ regions are doped. 
20 
- 
7. Wafers in 1200°C N, C, = 4 X 1020/cm3 3 min 
a. Wafers in 1000°C 0, l H,O 30 min 
A layer of SiO, is grown over the doped p+ regions (figure 15) and the windows for the 
n-channel source and drain are defined with the standard photolithographic technique 
(figures 16 and 17). 
For the n-dopant, a POCl, source is used and phosphorus ions are deposited in a similar 
procedure to the boron predeposition (figure 18). The n’ guard bands surrounding the 
p-channel transistors are introduced (not shown) to prevent leakage between p-channel 
transistors. 
Figure 15. 1 he p+ regions are diffused and then oxidized. 
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N’ Mask 
1. Apply resist 6 X lo-’ m (6000 A) thick 
2. Bake on a 70°C hot plate 
3. Expose N+ mask 
4. Develop, rinse, and N, dry 
15min 
Figure 16. Wafers are coated with resist and the n+ regions are defined. 
5. Measure channel length 7.62 X 10m6 m k7.62 X 10’ m (0.3 mil kO.03 mil) 
6. Post bake on a 120°C hot plate 30 min 
7. Etch until oxide removed 
8. Chromic acid 1Omin 
9. Boiling DIW 15 min 
Figure 17. Wafers are etched and resist is stripped. 
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N” Predeposition 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
.8. 
9. 
Predope 1000°C furnace tube with N, through POCl, and dry 0, 
Turn POCl, off 
Wafers placed in tube 
Turn POCl, on 
Turn POCl, off 
Turn 0, off and turn N, on; Cs = 1.5 X 1020/cm3 
Etch in buffered hydrofluoric acid 
Boiling DIW 
Wafers in 1000°C 0, l H, 0 
10 min 
5 min 
1 min 
1 min, 15 set 
3 min 
12 min 
5 set 
10 min 
30 min 
Figure 18. The n+ regions are doped, diffused, and oxidized. 
At this point, all the active regions have been properly defined and doped. The next step is 
to define the gate region area (figure 19) and grow the gate oxide. The entire active region 
is etched back to the silicon as shown in figure 20. An oxide 1.5 X lo-’ m (1500 A) thick 
is grown and removed to eliminate many of the impurities which result from the processing. 
The gate oxide is then grown in dry oxygen (figure 2 1). An annealing step follows which 
repairs much of the damage caused by the growth process occurring at the SiO, interface. 
Once the gate oxidation is completed, all that need be done is to expose the source and drain 
contact regions, evaporate aluminum, and define the metal interconnects. 
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Gate Etch Back Mask 
1. Apply resist 6 X lo-’ m (6000 A) thick 
2. Bake on a 70°C hot plate 
3. Expose etch back mask 
4. Develop, rinse, and dry 
15 min 
N- 
- I 
Figure 19. Photoresist is applied and the gate etch mask is exposed. 
5. Post bake on a 120°C hot plate 
6. Etch until regions are clean plus an additional I6 min of undercutting 
7. Chromic acid 
8. Boiling DIW 
Figure 20. Wafers are etched and the resist is removed. 
30 min 
10 min 
15 min 
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Pre-Gate Oxidation Clean-Up 
1. Wafers in 1 OOO’C 0, . H, 0 
2. Etch wafers until backs are clean 
3. Boiling DIW 
Gate Oxidation 
1. a. 1000”c 0, 
b. 1000°C N, anneal 
15 min 
15 min 
3 hrs 
45 min 
Figure 21. The gate oxide is grown. 
It is at this point, after the gate oxidation, that thermal stability and correct threshold volt- 
ages are ensured. Thermal instabilities arise from impurities such as sodium and hydronium 
ions lodged in the gate oxide region. As the temperature is increased, these ions become 
mobile. When voltage is applied to the gate, these ions will migrate in the oxide electric 
field. If the sample is then cooled, these charges become fixed and may alter the threshold 
voltage. To counter this effect, phosphorus is introduced into the gate oxide, forming a 
phosphosilicate glass which traps the contaminants in the gate oxide and renders them 
immobile. The ion mobility is thereby reduced to an almost undetectable level. 
There resides at the gate Si-SiO, interface, a fixed positive charge that tends to shift the 
threshold voltage of both transistors to a more negative value. In the case of the n-channel 
transistor, this can often lead to a depletion transistor: an entirely unacceptable situation. 
Ion implantation of boron through the gate oxide counters the effect of the positive oxide 
charge and increases the threshold voltage. Through accurate control of the implanted dose, 
the desired threshold voltage can be easily obtained. The ions are developed from a BF, gas 
source and are subjected to an accelerating potential of 52 kev. Approximat.ely 3'7 keV is 
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required to penetrate the 11.5 X 1 Om8 m (1150 A) gate oxide. The remaining 15 keV propels 
the ions about 8 X lo8 m (800 A) into the silicon crystal. Ions are only implanted where 
the oxide is thin enough to permit penetration. At 52 keV about 1.7 X 1 O-’ m (1700 A) 
of SiO, will mask the silicon from the ion beam. The total dose is controlled by integrating 
the beam current until the required charge is implanted. The dose can be controlled to with- 
in 1 percent of the desired value. 
Normally, the n-channel transistor requires almost twice the dose needed for the p-channel 
transistor. The procedure then is to implant the entire silicon wafer with 2.16 X 10” B+ 
ion/cm2. Once the first implant is accomplished the wafers are coated with 8 X lo-’ m 
(8000 A) photoresist. The p- mask (the first mask) is printed but no etching occurs. This 
procedure reveals only the n-channel transistors leaving photoresist on the p-channel devices 
(figure 22). The wafers are then subjected to a second implant of 1.7 X 1011 ions/cm2. 
The photoresist absorbs the ions, masking the p-channel devices from the beam. This tech- 
nique is very effective in achieving individual n- and p-channel threshold control. 
Application of Gettering Agent (POCl.) 
1. Pre-dope 1000°C tube with N, bubbled through POCI, and 0, 
2. Turn POCI, off 
3. Place wafers in furnace 
4. POCl, on 
5. Turn POCI, off 
6. Turn 0, off and N2 on for 20 min as wafers are pulled from 
tube at one inch per min 
P- and N-Channel Transistor Implant for Threshold Voltage Adjustment 
1. Ion implant ‘lB+ with 2.16 X 10n ions/cm2 @ 52 keV 
2. Chromic rinse 
3. Boiling DIW 
4. 1000°C N, 
N+ Channel Transistor Imolant 
1. Apply resist 8 X lo-’ m (8000 A) thick, 4K rpm 
2. Bake on a 70°C hot plate 
1Omin 
5 min 
1 min 
1 min 
10 min 
’ 1Omin 
10 min 
1 min 
30s 
15 min 
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3. P- mask exposure 
4. Develop, rinse, and dry 
SPkcV BORON IONS 
Figure 22. The pm mask is used for n-channel implant 
5. Post bake on a 120°C hot plate 30 min 
6. Ion implant “B+ with 1.7 X 1 O’l ion/cm2 @ 52 keV 
7. Chromic wash 10 min 
8. Boiling DIW 15 min 
9. Anneal oxide damage @ 850°C N, 25 min 
After the second implant the resist is stripped and the wafers are annealed to remove damage 
caused by the ions passing through the oxide. The contact mask is used to define the areas 
where the metal willcontact the diffusions. The same photolithographic process is repeated 
exposing the silicon as shown in figures 23 and 24. The wafers are cleaned in a chelating 
agent to remove any heavy metals that may be present. 
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Contact Mask 
1. Apply resist 6 X lo-’ m (6000 A) thick 
2. Bake 6n a 70°C hot plate 
3. Contact mask exposure 
4. Develop, rinse, and dry 
N- 
- 
Figure 23. Resist is applied and the contact areas are exposed. 
5. 
6. 
7. 
8. 
9. 
Post bake on a 120°C hot plate 
Etch until back is clean 
Chromic acid 10 min 
Boiling DIW 5 min 
Immersion in chelating agent 15 min 
15 min 
30 min 
Figure 24. Contact areas are etched and the resist is removed. 
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The final step is the aluminum deposition (figure 25). The wafers are placed in a vacuum 
system and pumped down to 1.33 X 10” m (10m6 torr). Aluminum is heated by an electron 
beam and evaporates onto the wafers. As evaporation occurs, the wafers are rotating in a 
planetary motion. After the correct thickness is deposited, about 11 X 1 O-’ m (11,000 A), 
the wafers are removed and stored until the desired metal pattern is needed. When ready to 
define the metallization, the photographic process is repeated (figure 26) and the metal is 
etched using Metex Aurostrip, a cynanidebased compound. The photoresist is removed by 
strong agitation in warm chromic acid for a short time. After rinsing in cold deionized water, 
the wafers are alloyed to ensure good ohmic contact. 
The individual electrical parameters are checked on each wafer and those that are acceptable 
are coated with a 3 X lo-’ m (3000 A) layer of silox (deposited SiO,). Only the bonding 
pads are exposed leaving a passivation layer on the rest of the circuit. The integrated circuits 
are then ready for functional testing. 
Metal Deposition 
. 
1. E-beam evaporation or flash evaporation of aluminum 
@ 2.67 X lo4 m (2 X 10m6 torr), 1.05 X 10m6 m (10,500 A) thick 
Figure 25. The wafers are coated with aluminum. 
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2. Store fixed-gate array wafers in N, cabinet until needed. 
When needed, proceed as follows: 
Metal Definition 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. 
9. 
Apply resist 4 X lo-’ m (4000 A) thick, spin @ 8000 rpm 
Bake on a 70°C hot plate 
Expose appropriate metal mask (low UV intensity, long 
exposure time) 
Develop, rinse, and dry 
Bake on a 120°C hot plate 
Etch in aurostrip until aluminum is removed 
Rapid dips in warm chromic acid 
Cold DIW rinse 
Alloy @ 490°C in N, 
r-INPUT ALUMINUM 
30 s 
30 min 
, 
1 min 
5 min 
1Omin 
INTERCONNECTS 
N- 
Figure 26. The metal pattern is defined and the aluminum 
is etched away, forming the CMOS inverter. 
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Passivation 
1. 
2. 
3. 
4. 
5. 
Heat wafers to 450°C 
Deposit n-doped silox, 3 X 10” m (3000 A) 
Apply resist 6 X lo-’ m (6000 A) thick 
Bake on a 70°C hot plate 
Expose glass passivation mask (exposing bonding 
pads only) 
6. Develop, rinse and dry 
7. Post bake on a 1 20°C hot plate 
8. Etch until silox removed 
9. Remove photoresist 
15 min 
30 min 
2 min 
CONCLUSION 
Using this CMOS process, 2-inch wafers with large scale integration, e.g., fixed-gate array 
circuits, have been fabricated with circuit yields of up to 60 percent. Circuit yields of over 
90 percent have been achieved for small scale integration, e.g., a 63 1 octal inverter. This 
process has consistently produced thermally stable, parametrically acceptable wafers for 
the past eighteen months. Further investigation is expected to result in a similar CMOS 
process with a substantial improvement in radiation hardness. 
In addition to CMOS, the Microelectronics Development Section at GSFC is undertaking 
many other semiconductor projects. Silicon gate charge-coupled devices have been developed 
and are being studied for signal processing and imaging applications. Double-diffused MOS 
(DMOS) and V-groove MOS (VMOS) transistors have also been developed and are currently 
being evaluated as a supplement to the CMOS integrated circuit family where high-speed, 
radiation-hard devices are required. Another area being studied is millimeter wave devices such 
as gallium arsenide Schottky barrier diodes. These diodes have application in high-frequency 
radiometric studies. 
Goddard Space Flight Center 
National Aeronautics and Space Administration 
Greenbelt, Maryland 
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APPENDIX 
CHEMICAL SOLUTIONS AND GAS FLOWS 
Chemicals 
. 
Buffered HF 
Chromic acid 
Chelating agent and 
Aluminum etchant 
Photoresist 
Developer 
Rinse 
Deionized water 
435 X IO4 m3 (435 ml) HF + 1.27 kg NH,F + 1.9 kg H,O 
80 gm CrO, + 4’.08 kg H,SO, 
Metex Aurostrip (Proprietary) 64 gm Aurostrip in 1 Q H, 0 
Kodak 747 microresist 
Kodak microresist developer 
Kodak microresist rinse 
18 megohmcm 
Gases 
Boron (P-dopant) 
BN wafers 
BBr, 
Grade A type. N, flow of 425 cc/min. BN wafers are 
oxidized in 0, ,425 cc/min for 15 min every 2 weeks. 
10 cc/min N, bubbled through BBr, . 1720 cc/min N, 
and 2 cc/min 0, are used as carrier gases. 
Phosphorus 
(n-dopant) 
POCl 3 39 cc/min of N, bubbled through POCl 3 . 700 cc/mm 
N, and 136 cc/min 0, used as carrier gases. 
Silox Deposition 3.2% SiH, in N, total flow of 656 cc/min; 400 cc/min 0, ; 
(n-doped) 45 Q/min N, ; 200 cc/min Phosphine (PH, >. 
0, for oxidation 425 cc/min 
NZ for anneal 425 cc/min 
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